Tomasz Hemperek

Tomasz Hemperek

@themperek

-

@dectris Baden, Switzerland
76
Followers
40
Following
28
Public Repos
0
Private Repos

Language Breakdown

Lines of code distribution across 9 owned repositories

459K Total LOC
Python
151,481 lines
33.0%
N/A
C++
115,095 lines
25.1%
N/A
Verilog
80,846 lines
17.6%
N/A
C
47,672 lines
10.4%
N/A
SystemVerilog
20,180 lines
4.4%
N/A
Other
43,949 lines
9.6%
N/A
π

Pi-Shaped Developer

π-shaped

Two strong pillars: Python & C++

Python
C++
Verilog
C
SystemVerilog

Collaboration Network

Global Impact visualization

LIVE
Tomasz Hemperek
0 active collaborators

Repos

33

PRs

0

Growth

+18%

Top Collaborators

No collaborator data yet.

Coding Streak

Contribution activity over the past year

1 day
58
Contributions
39
Commits
10
Pull Requests
Jun Jul Aug Sep Oct Nov Dec Jan Feb Mar Apr May Jun
Mo
We
Fr
Based on GitHub activity
Less
More
Followers 76
NeuroMan33rus

NeuroMan33rus

@NeuroMan33rus

 ha-jer-9

Hadjer Bouyahiaoui

@ha-jer-9

 kcaisley

Kennedy Caisley

@kcaisley

 LewisLiuLiuLiu

Lewis Liu

@LewisLiuLiuLiu

 SaschaAndresGrimm

Sascha Grimm

@SaschaAndresGrimm
View All
Following
40 total
acrabby

acrabby

@acrabby

 skulis

skulis

@skulis

 ahempi

ahempi

@ahempi

 toddstrader

Todd Strader

@toddstrader

 avidan-efody

avidan-efody

@avidan-efody
View All Network
Synced via GitHub

Top Repositories

cocotb-test

Unit testing for cocotb

170 87
Python
cocotb-vivado

Limited python / cocotb interface to Xilinx/AMD Vivado simulator.

77 14
Python
spicebind

SpiceBind – spice inside HDL simulator

58 6
C++
cocotb-cpp

This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Python-like test style while potentially improving simulation performance.

28 1
C++
ORConf23
3 2
Verilog
cocotb-coverage

Functional Coverage and Constrained Randomization Extensions for Cocotb

2 0
Python
core_dbg_bridge

UART -> AXI Bridge

1 0
Verilog
apbi2c_cocotb_example

An example Python-based MDV testbench for apbi2c core

1 0
Python
PySpice

Simulate electronic circuit using Python and the Ngspice / Xyce simulators

0 0
Python
OpenROAD

OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

0 0
Verilog

Open Source Impact

Contributions to external projects

241 merged PRs
cocotb
cocotb/cocotb
2407
Contributed to 1 repositories